

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FIL	ING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/717,279	11	/19/2003	Steven J. Koester	YOR920030533US1 (17110)	7401	
23389 7	7590	11/15/2005		EXAM	INER	
SCULLY SC	OTT M	JRPHY & PRES	PERALTA, GINETTE		_	
400 GARDEN					_	
SUITE 300				ART UNIT	PAPER NUMBER	
CARDEN CIT	VIA VE	11520		2014		

DATE MAILED: 11/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			KR				
		Application No.	Applicant(s)				
		10/717,279	KOESTER, STEVEN J.				
	Office Action Summary	Examiner	Art Unit				
		Ginette Peralta	2814				
Period fo	The MAILING DATE of this communication apports or Reply	pears on the cover sheet with the o	correspondence address				
WHIC - Exte after - If NC - Faile Any	HORTENED STATUTORY PERIOD FOR REPL' CHEVER IS LONGER, FROM THE MAILING Donsions of time may be available under the provisions of 37 CFR 1.1 r sIX (6) MONTHS from the mailing date of this communication. Do period for reply is specified above, the maximum statutory period vure to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing led patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATIO 136(a). In no event, however, may a reply be till will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. mely filed  n the mailing date of this communication. ED (35 U.S.C. § 133).				
Status							
1)🖂	Responsive to communication(s) filed on 26 July	<u>uly 2005</u> .					
2a) <u></u> □	This action is <b>FINAL</b> . 2b)⊠ This	s action is non-final.					
3)[	• •						
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.				
Disposit	tion of Claims						
4)⊠	Claim(s) 1-21 is/are pending in the application	ı <b>.</b>					
	4a) Of the above claim(s) <u>10-21</u> is/are withdrawn from consideration.						
5)[	5) Claim(s) is/are allowed.						
•	Claim(s) <u>1-9</u> is/are rejected.						
	Claim(s) is/are objected to.	I de la Caración					
8)	Claim(s) are subject to restriction and/o	or election requirement.					
Applicat	tion Papers						
9) 🗌	The specification is objected to by the Examine	er.					
10)	The drawing(s) filed on is/are: a) acc	cepted or b) objected to by the	Examiner.				
	Applicant may not request that any objection to the						
[	Replacement drawing sheet(s) including the correct						
11)	The oath or declaration is objected to by the Ex	xaminer. Note the attached Office	a Action of form PTO-152.				
Priority	under 35 U.S.C. § 119						
12)	Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 119(a	a)-(d) or (f).				
a)	) All b) Some * c) None of:						
	1. Certified copies of the priority document						
	2. Certified copies of the priority document						
	3. Copies of the certified copies of the prior		ed in this National Stage				
*	application from the International Burea See the attached detailed Office action for a list	·	ved				
	See the attached detailed Office action for a list	tor the certifica copies not receiv	cu.				
Attachmer	nt(s) ice of References Cited (PTO-892)	4) Interview Summar	v (PTO-413)				
2) Noti	ice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail [	Date				
	rmation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	) 5) Notice of Informal 6) Other:	Patent Application (PTO-152)				

Application/Control Number: 10/717,279 Page 2

Art Unit: 2814

#### **DETAILED ACTION**

### Election/Restrictions

1. Applicant's election without traverse of claims 1-9 in the reply filed on 7/26/05 is acknowledged.

## Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the second paragraph of 35 U.S.C. 112:
  - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 3. Claims 1-9 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 4. Claim 1 recites the limitation "said substrate" in line 6. There is insufficient antecedent basis for this limitation in the claim.

### Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Leitz et al. (US Pat. Pub. 2004/0075105 A1) in view of Fitzgerald (U. S. Pat. 6,555,839 B2).

Application/Control Number: 10/717,279

Art Unit: 2814

Regarding claim 1, Leitz et al. discloses in Fig. 6 a semiconductor field effect transistor device that comprises a first layer of semiconductor material doped of a first dopant type; a source region and a drain region (696, 697, 698, 699) implanted with dopants of a second opposite type (depending on the CMOS device); a gate electrode (690, 692) separated from the first layer by a dielectric region (688, 689) and positioned between the source and drain electrodes; and the substrate having one or more dislocations or crystal defects that extend continuously from the source to the drain region (as disclosed in ¶[0024], ¶[0054]).

Leitz et al. discloses the claimed invention with the exception of having blocking impurity dopant materials that partially or fully occupy the dislocation defects, wherein the blocking impurity dopant materials substantially inhibit diffusion of the implanted source and drain dopants from diffusing along the dislocation or crystal defect.

Fitzgerald discloses in Fig. 6 a semiconductor field effect transistor device that comprises a first layer of semiconductor material doped of a first dopant type; a source region (618) and a drain region (620) implanted with dopants of a second opposite type; a gate electrode separated from the first layer by a dielectric region, and positioned between the source and drain electrodes (as shown by item 642); the substrate having one or more dislocation or crystal defects; and blocking impurity dopant materials (670) that partially or fully occupy the dislocation defects, wherein the blocking impurity dopant materials substantially inhibit diffusion of the implanted source and drain dopants from diffusing along the dislocation or crystal defect (as shown in Figs 5C to

Application/Control Number: 10/717,279

Art Unit: 2814

5H, and as taught in col. 5, lines 16-30) wherein blocking impurity dopant materials are used for the disclosed intended purpose of providing enhanced performance with a low power delay.

Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have blocking impurity dopant materials that substantially inhibit diffusion of the implanted source and drain dopants from diffusing along the dislocation or crystal defect (as shown in Figs 5C to 5H, and as taught in col. 5, lines 16-30 of Fitzgerald) wherein blocking impurity dopant materials are used by Fitzgerald for the disclosed intended purpose of providing enhanced performance with a low power delay.

Regarding claim 2, Leitz et al. discloses that the first layer of semiconductor material comprises silicon, silicon germanium, or germanium, as disclosed in ¶[0055].

Regarding claim 3, Leitz et al. discloses in Fig. 6 that the first layer of semiconductor material comprises a multi-layer structure comprising silicon and silicon germanium.

Regarding claim 4, Leitz et al. discloses in ¶{0062} that the first layer of semiconductor material comprises a SiGe relaxed substrate.

Regarding claims 5, and 6, Leitz et al. as modified by Fitzgerald discloses that the source and drain dopants comprise P, As, Sb, B, or In (as discloses in col. 4, Il. 15-30 and that the blocking impurity (taught as the buried channel) comprises In or Sb (as disclosed in col. 4, Il. 15-30).

Art Unit: 2814

Claims 7-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Leitz et 7. al. in view of Fitzgerald as applied to claims 1-6 above, and further in view of Ng et al. (U. S. Pat. 5,134,447).

Regarding claims 7, 8, and 9, Leitz et al., as modified by Fitzgerald, discloses the claimed invention with the exception of the blocking impurity comprising a neutral type impurity or a group IV impurity.

Ng et al. discloses a semiconductor field effect transistor that comprises a neutral impurity that includes germanium, carbon, tin, silicon, indium and lead, and wherein the dopants are taught for the disclosed intended purpose of increasing the operating lifetime of the device by preventing the formation of hot charger carriers at or near the drain thus inhibiting the diffusion of the implanted source and drain dopants along the substrate, as disclosed in col. 2, lines 20-52.

Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use either of germanium, carbon, tin, silicon, indium and lead for the disclosed intended purpose of increasing the operating lifetime of the device by preventing the formation of hot charger carriers at or near the drain thus inhibiting the diffusion of the implanted source and drain dopants along the substrate, as disclosed in col. 2, lines 20-52.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ginette Peralta whose telephone number is (571) 272-1713. The examiner can normally be reached on Monday to Friday 8:00 AM- 5:30 PM.

Application/Control Number: 10/717,279

Art Unit: 2814

Page 6

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

GP

Wael Fahrmy SPE 2814